Analog Devices ADuC845/ADuC847/ADuC848 Manuals

ManualLib has 4 documents for the Analog Devices ADuC845/ADuC847/ADuC848 (Other Electronics): 3 datasheets, 1 other. Every file can be read online or downloaded as a PDF for free.

Datasheet 3Other 1

Key facts

Model
ADuC845/ADuC847/ADuC848
Industry
Electronics
Documents
4
Languages
EN
Last added
2026-10-04

Start here

Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

Datasheet 109 pages · 1 MB · EN

The ADuC845/ADuC847/ADuC848 family are 24‑/16‑bit microcontroller units with integrated sigma‑delta ADCs, on‑chip flash memory and a range of peripherals. They target multichannel sensor monitoring, industrial instrumentation and portable data‑logging applications.

The document provides detailed specifications, pin configurations, functional block diagrams, timing data and absolute maximum ratings, along with design‑guidelines for power supply, grounding and layout.

Read online

Analog Devices ADuC845/ADuC847/ADuC848 specifications

Core speed1.57 MHz (default CD = 3)
Flash program memory62 kB
Flash data memory4 kB
User RAM2304 bytes
ADC resolution24‑bit (no missing codes)
Operating voltage (AV DD)2.7‑3.6 V or 4.75‑5.25 V

Source: Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

All Analog Devices ADuC845/ADuC847/ADuC848 documents by type

Questions answered in these manuals

What is the core clock frequency of the ADuC845/ADuC847/ADuC848?

The core runs at 1.57 MHz by default (CD = 3).

From: Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

How much flash program memory is available on these devices?

Each device includes 62 kB of on‑chip Flash/EE program memory.

From: Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

What is the workaround for interrupts occurring during DATAFLASH/EE read or write operations?

Disable all interrupts prior to a read or write operation by setting the EA bit to 0.

From: ANALOG DEVICES ADuC845/ADuC847/ADuc848: Anomaly Sheet (Rev A 2004-05-01-)

How should ADC noise performance issues at maximum clock frequency be handled?

Set the CD bits in the PLLCON SFR to 3 or greater for the duration of an ADC conversion.

From: ANALOG DEVICES ADuC845/ADuC847/ADuc848: Anomaly Sheet (Rev A 2004-05-01-)

What is the maximum core clock speed?

The maximum external crystal frequency supported by the on-chip programmable PLL is 12.58 MHz.

From: Analog Devices ADuC845/ADuC847/ADuC848 Datasheet

How many ADC input channels are available?

All parts in the ADuC845/ADuC847/ADuC848 family support up to 10 ADC input channels.

From: Analog Devices ADuC845/ADuC847/ADuC848 Datasheet