Key facts
- Brand
- STMicroelectronics
- Model
- SPEAr3xx
- Category
- microcontrollers
- Documents
- 4
- Languages
- EN
- Last added
- 2012-08-06
Start here
STMicroelectronics AN2674 SPEAr3xx PCB Layout Guidelines
This document serves as a technical guide for designing printed circuit board (PCB) layouts for the SPEAr3xx microcontroller family. It focuses on ensuring power integrity and signal quality for high-speed interfaces. Key areas addressed include the creation of low-impedance power delivery networks, proper placement of decoupling capacitors, and specific routing rules for DDR memory and USB signals.
Read onlineSTMicroelectronics SPEAr3xx specifications
| Device Family | SPEAr3xx |
|---|---|
| Package Type | LFBGA289 |
| Ball Pitch | 0.8 mm |
| Microprocessor Core | ARM926 |
| Maximum Frequency | 333 MHz |
| Memory Interface | DDR2 |
| Minimum PCB Layers | 6 layers |
| Recommended Capacitor Package | 0402 |
| Recommended Capacitance | 100 nF or larger |
| Recommended Dielectric | X7R or X5R |
| Signal Trace Width | 4 mil to 5 mil |
| Signal Trace Spacing | 4 mil to 5 mil |
| DDR Signal Separation | 10 mils |
Source: STMicroelectronics AN2674 SPEAr3xx PCB Layout Guidelines
All STMicroelectronics SPEAr3xx documents by type
How to use the product for one specific task, with worked examples.
Questions answered in these manuals
What is the recommended minimum number of layers for the PCB stack-up?
A minimum of 6 layers is necessary to support the required signal trace characteristic impedances and power plane capacitance/inductance.
From: STMicroelectronics AN2674 SPEAr3xx PCB Layout Guidelines
Which capacitor package size is recommended for decoupling?
The 0402 package size is recommended to minimize mounting inductance and free up board space for more capacitors.
From: STMicroelectronics AN2674 SPEAr3xx PCB Layout Guidelines
What is the purpose of this application note?
This document explains how to extract the correct IBIS model from a library for signal integrity simulation of SPEAr3xx applications.
From: ST AN3099 handbook
Which file contains the IBIS models for this product?
The IBIS models provided for SPEAr3xx are organized in a model library named sp300_v3.ibs.
From: ST AN3099 handbook
What is the maximum clock frequency supported by the SPEAr3xx MPMC?
The memory controller supports frequencies up to 333 MHz.
From: STMicroelectronics AN3100 SPEAr3xx MPMC Configuration Guide
What is the data rate capability of the SPEAr3xx MPMC?
The system achieves a data rate of 667 MT/sec.
From: STMicroelectronics AN3100 SPEAr3xx MPMC Configuration Guide