Cypress CY7C132 Manuals

ManualLib has 3 documents for the Cypress CY7C132 (Other Electronics): 3 datasheets. Every file can be read online or downloaded as a PDF for free.

Datasheet 3

Key facts

Brand
Cypress
Model
CY7C132
Documents
3
Languages
EN
Last added
2012-05-05

Start here

Cypress CY7C132 Dual-Port SRAM Datasheet

Cypress CY7C132 Dual-Port SRAM Datasheet

Datasheet 18 pages · 727 KB · EN

The CY7C132 is a high‑speed 2 K × 8 dual‑port static RAM offering true dual‑ported memory cells for simultaneous reads. It operates with a 0.65‑µm CMOS process, providing 15 ns access time and low power consumption (Ioc = 110 mA max). The device can function as a standalone 8‑bit RAM or as a master in a 16‑bit configuration when paired with the CY7C142 slave.

The datasheet includes detailed pin configurations for DIP, PLCC and TQFP packages, electrical characteristics over a wide voltage and temperature range, and timing diagrams for read/write cycles, BUSY and interrupt signals. Package diagrams and selection guides help designers choose the appropriate variant for their application.

Read online

Cypress CY7C132 specifications

Memory organization2K × 8
Access time15 ns
Operating temperature (industrial)-40 °C to +85 °C
Maximum operating current110 mA (max)

Source: Cypress CY7C132 Dual-Port SRAM Datasheet

All Cypress CY7C132 documents by type

Questions answered in these manuals

What package options are available for the CY7C132?

The CY7C132 is offered in 48‑pin DIP, 52‑pin PLCC and 52‑pin TQFP packages.

From: Cypress CY7C132 Dual-Port SRAM Datasheet

Does the CY7C132 have a power‑down feature?

Yes, the device includes an automatic power‑down function controlled by the chip‑enable pins.

From: Cypress CY7C132 Dual-Port SRAM Datasheet

What does the ZZ pin do?

The ZZ pin puts the SRAM into a power‑conservation sleep mode when asserted high.

From: Cypress CY7C1327F 4-Mb (256K x 18) Pipelined Sync SRAM Datasheet

What I/O voltage levels are supported?

Both 3.3 V and 2.5 V I/O supply voltages are supported.

From: Cypress CY7C1327F 4-Mb (256K x 18) Pipelined Sync SRAM Datasheet

What is the core supply voltage for the CY7C1327F?

The device operates from a +3.3 V core power supply.

From: Cypress CY7C1327F 4-Mb Pipelined Sync SRAM Datasheet

Which pin enables a global write operation?

The GW pin (Global Write Enable) is active LOW and writes all bytes when asserted.

From: Cypress CY7C1327F 4-Mb Pipelined Sync SRAM Datasheet