samsung K4S643232C CMOS SDRAM handbook

The K4S643232C is a 67,108,864-bit synchronous high-data-rate dynamic random-access memory organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high-performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

---

Brand

Samsung

File format

PDF

Published

01 April, 2012

Updated

30 September, 2023

Model

K4S643232C

MD5 checksum

BA46F8BA6887AAD733F5F11D50B7D08D

PDF

samsung K4S643232C CMOS SDRAM handbook PDF