Key facts
- Model
- CP3UB17
- Industry
- Industrial
- Documents
- 2
- Languages
- EN
- Last added
- 2012-06-06
Start here
National Semiconductor CP3UB17 Connectivity Processor Handbook
The CP3UB17 is a reprogrammable connectivity processor that combines a RISC core, on‑chip SRAM and Flash, and a wide range of communications peripherals such as USB, ACCESS.bus, SPI, UART, and an advanced audio interface. It includes extensive power‑management, clocking, and timing modules, making it suitable for many embedded applications.
National Semiconductor supplies a complete development environment for the CP3UB17, including an operating system, peripheral drivers, reference designs, and tools like IAR Embedded Workbench, iSYSTEM winIDEA, and iC3000 Active Emulator. The handbook details the CPU architecture, memory organization, I/O configuration, and peripheral modules, as well as pin assignments and mechanical dimensions.
National Semiconductor CP3UB17 specifications
| CPU operating frequency | 0 – 24 MHz |
|---|---|
| Instruction cycle time | 41.7 ns (minimum) |
| Peripheral interrupts | 30 independently vectored |
| Flash program memory | 256 KB reprogrammable |
| Flash data memory | 8 KB |
| Static RAM | 10 KB |
| External memory address space | up to 8 MB |
| General‑purpose I/O pins | up to 37 |
| USB interface | Full‑speed USB node with seven endpoint FIFOs |
Source: National Semiconductor CP3UB17 Connectivity Processor Handbook
All National Semiconductor CP3UB17 documents by type
Ratings, dimensions and ordering codes, for selection and design work.
Day-to-day operation, settings and troubleshooting. Start here if the product is already set up.
Questions answered in these manuals
What is the maximum operating frequency of the CP3UB17 CPU?
The CPU can operate from 0 MHz up to 24 MHz.
From: National Semiconductor CP3UB17 Connectivity Processor Handbook
How much on‑chip Flash program memory does the CP3UB17 have?
It includes 256 KB of reprogrammable Flash program memory.
From: National Semiconductor CP3UB17 Connectivity Processor Handbook