Xilinx DS300 (v3.2) Platform Cable USB Datasheet

This document is the specification of the Platform Cable USB product of Xilinx company.


Xilinx DS300 (v3.2) Platform Cable USB Datasheet - cover page
Brand
Xilinx
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
20
File format
PDF
File size
1.1 MB
Published
03 May, 2012
Updated
30 September, 2023
MD5 checksum
E680F86854F06F9969E274D7FDF3A351

About this manual

The Platform Cable USB DS300 (v3.2) provides a high‑performance download interface for programming Xilinx FPGAs, CPLDs, and PROMs. It connects to a host PC via a Hi‑Speed USB A‑B cable and draws less than 100 mA from the USB port, requiring no external power.

The cable supports a wide range of target I/O voltages (5 V TTL, 3.3 V LVCMOS, 2.5 V, 1.8 V, 1.5 V), offers status LEDs, and includes a 14‑conductor ribbon cable with optional flying‑wire adapters for legacy systems. Firmware updates are handled automatically by Xilinx ISE software.

What's inside

  • Features
  • Physical Description
  • Operating Power
  • Device Driver Installation
  • Firmware Updates
  • Hot Plug and Play
  • Configuration Clock Speed
  • Status Indicator
  • Suspend State
  • Physical Connections

Specifications

Supported target I/O voltages5 V TTL, 3.3 V LVCMOS, 2.5 V, 1.8 V, 1.5 V
USB power consumption< 100 mA (bus‑powered)
Maximum data transfer rate24 Mb/s (Hi‑Speed USB)
Cable length (host side)1.8 m Hi‑Speed A‑B cable
Ribbon cable specifications14‑conductor, 1.0 mm center, 28 AWG flat cable
Physical dimensions (case)1.00 × 0.65 × 4.55 inches
Default configuration clock speed6 MHz

Frequently asked questions

Which operating systems are supported by the Platform Cable USB?

The cable is supported on Windows and Red Hat Enterprise Linux.

How much power does the DS300 cable draw from the host USB port?

It draws less than 100 mA under all operating conditions.

What is the default configuration clock speed for the cable?

The default TCK_CCLK_SCK frequency is 6 MHz.

Download PDF (1.1 MB)

More Xilinx Manuals


View all Xilinx manuals →