SAMSUNG K4S280432A datasheet

The K4S280432A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 4 bits, fabricated with SAMSUNG′s high performance CMOS technol- ogy. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance mem- ory system applications.


Brand
Samsung
File format
PDF
Published
01 April, 2012
Updated
30 September, 2023
MD5 checksum
294CC4FA97A70FD3AF174FBB2653A6CA
Download PDF

More Samsung Manuals


View all Samsung manuals →