SY10/100E193 is an error detection and correction (EDAC) circuit designed for use in new, high-performance ECL systems. It generates hamming parity codes on an 8-bit word and has various features such as expandability, full compatibility, and internal input pulldown resistors.
The SY10E193 and SY100E193 are error detection and correction (EDAC) circuits designed for high‑performance ECL systems. They generate Hamming parity codes on an 8‑bit word and include features such as parity generation, error detection, and compatibility with industry‑standard ECL levels.
The handbook contains pin‑function tables, a block diagram, detailed DC and AC electrical characteristics, propagation‑delay specifications, and ordering codes for the 28‑lead PLCC package.
| IIH Input HIGH Current | 150 µA (min) |
|---|
Pins B0–B7 are Check Bit Inputs used for parity generation.