Alliance Semiconductor AS91L1006BU Datasheet

The AS91L1006BU is a product of Achronix, and its model is AS91L1006BU. It is a 6-port JTAG gateway that can extend the IEEE1149.1 standard. It allows the IEEE1149.1 interface to be used in a true multi-drop environment without any additional signals.


Alliance Semiconductor AS91L1006BU Datasheet - cover page
Brand
Alliance Semiconductor
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
28
File format
PDF
File size
245 KB
Published
03 May, 2012
Updated
01 October, 2023
MD5 checksum
B1237D4F7F4C21434DFAC1AEF4342005

About this manual

The AS91L1006BU is a 6‑Port JTAG Gateway that partitions a single JTAG chain into six separate chains, optionally configurable as a single chain. It provides Multi‑Drop addressability via the IEEE1149.1 protocol, enabling true system‑level testing and fault diagnostics without additional signals.

The device is offered in a 100‑pin LQFP or a 100‑pin FPBGA lead‑free package and is a complete second‑source replacement for the Firecron JTSO6BU. It includes a range of registers (IDCODE, USERCODE, AUTOWR, etc.) that allow detailed control of scan‑chain selection, pass‑through mode, and self‑test functions.

What's inside

  • Description
  • Key Features
  • Device Block Diagram
  • Functional Description
  • Detailed Mode of Operation
  • Instruction Register OpCodes
  • Register Descriptions
  • Device Package Options
  • JTAG Controller Product Family

Specifications

Number of JTAG ports6
Package options100‑pin LQFP or 100‑pin FPBGA lead‑free
Multi‑Drop addressabilitySupported via IEEE1149.1 protocol
Local scan chains6 addressable via IEEE1149.1
AUTOWR register size6‑bit
IDCODE register size32‑bit (optional)

Frequently asked questions

How many JTAG ports does the AS91L1006BU support?

It supports up to six JTAG ports.

What package types are available for the AS91L1006BU?

The device is available in a 100‑pin LQFP or a 100‑pin FPBGA lead‑free package.

How does the device select itself in a multi‑drop environment?

It compares the scanned address to the slot address presented on its I/O pins; a match selects the device.

Download PDF (245 KB)

More Alliance Semiconductor Manuals


View all Alliance Semiconductor manuals →