Alliance Semiconductor P1818/19/20/21/22 Data Sheet

This document describes the features and characteristics of Alliance Semiconductor Production's P1818/19/20/21/22 Low Power Mobile VGA EMI Reduction IC.


Alliance Semiconductor P1818/19/20/21/22 Data Sheet - cover page
Brand
Alliance Semiconductor
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
8
File format
PDF
File size
54 KB
Published
07 May, 2012
Updated
28 September, 2023
MD5 checksum
2BD42A829AF3156FAD3EC0ADB3FC00E7

About this manual

The P18xx series (P1818, P1819, P1820, P1821, P1822) is a low‑power spread‑spectrum frequency modulator designed to reduce electromagnetic interference (EMI) in mobile VGA and LCD timing controller applications. It generates a spread‑spectrum clock and a non‑spread reference clock from crystal, ceramic resonator, or system clock sources, providing up to 15 dB EMI reduction.

The device operates from 3.3 V, supports input frequencies from 10 MHz to 160 MHz, and offers eight spread‑deviation selections (±0.625 % to –3.5 %). It is available in 8‑pin SOIC or TSSOP packages, includes a power‑down pin, and is qualified for both commercial (0 °C‑70 °C) and industrial (‑40 °C‑85 °C) temperature ranges.

What's inside

  • Features
  • Product Description
  • Applications
  • Pin Diagrams
  • Block Diagram
  • Input Frequency and Modulation Rate
  • Spread Deviation Selections
  • Pin Description
  • Absolute Maximum Ratings
  • DC Electrical Characteristics

Specifications

Operating voltage3.3 V
Input frequency range10 MHz to 160 MHz
Output frequency range10 MHz to 160 MHz
Power‑down controlPull LOW to enable Power‑Down mode
Package options8‑pin SOIC and TSSOP

Frequently asked questions

What is the purpose of the P18xx IC?

It reduces electromagnetic interference (EMI) at the clock source by using spread‑spectrum modulation.

What voltage does the device operate at?

The device operates at 3.3 V.

How many spread deviation selections are available?

Eight spread‑deviation selections are available, ranging from ±0.625 % to –3.5 %.

Download PDF (54 KB)

More Alliance Semiconductor Manuals


View all Alliance Semiconductor manuals →