Micron MT48LC64M4A2 / MT48LC32M8A2 / MT48LC16M16A2 SDRAM Datasheet

This datasheet contains information about Micron MT48LC64M4A2, MT48LC32M8A2, MT48LC16M16A2, including specifications, features, pin assignment, etc.


Micron MT48LC64M4A2 / MT48LC32M8A2 / MT48LC16M16A2 SDRAM Datasheet - cover page
Brand
Micron
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
61
File format
PDF
File size
2 MB
Published
28 March, 2012
Updated
30 September, 2023
MD5 checksum
BE03B3F000F957B6584F9A596945F864

About this manual

The MT48LC series are high‑speed synchronous SDRAM devices offered in 256 Mb capacities with x4, x8, and x16 data widths. They are internally organized as a quad‑bank architecture, providing up to 8 192 rows and variable column counts depending on the data width.

Key features include programmable burst lengths, auto‑precharge, self‑refresh, LVITL‑compatible I/O, and operation at a single 3.3 V supply. The devices are supplied in several packages such as 54‑pin TSOP II, 60‑ball FBGA, and 54‑ball VEBGA, and meet both commercial (0 °C – +70 °C) and industrial (‑40 °C – +85 °C) temperature specifications.

What's inside

  • Functional Block Diagram
  • Pin Descriptions
  • Ball Descriptions
  • Functional Description
  • Register Definition
  • Commands
  • Operation
  • Timing Waveforms
  • Absolute Maximum Ratings
  • Electrical Characteristics

Specifications

Capacity256 Mb (x4, x8, x16)
OrganizationQuad‑bank DRAM
Supply Voltage3.3 V
Burst Lengths1, 2, 4, 8, or full page
Refresh Interval64 ms, 8 192‑cycle refresh

Frequently asked questions

What supply voltage does the MT48LC SDRAM require?

It operates from a single 3.3 V supply.

What burst lengths can be programmed?

Burst lengths of 1, 2, 4, 8, or a full page can be selected.

Download PDF (2 MB)

More Micron Manuals


View all Micron manuals →