XILINX XC95144XV High-Performance CPLD Data Sheet

The document describes the features of the XC95144XV chip in detail, including 144 macro cells, 3200 usable gates, optimized design, etc.


Brand
Xilinx
File format
PDF
Published
08 June, 2012
Updated
30 September, 2023
MD5 checksum
9B26E3AB6A8E18E25B20E541A984E28F
Download PDF

More Xilinx Manuals


View all Xilinx manuals →