ISSI IS61NLP25636A/IS61NVP25636A IS61NLP51218A/IS61NVP51218A Data Sheet

ISSI's 9 Meg NLP/NVP product family is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, 'no wait' state, low-power solution.


ISSI IS61NLP25636A/IS61NVP25636A IS61NLP51218A/IS61NVP51218A Data Sheet - cover page
Brand
ISSI
Category
Memory
Document type
Datasheet
Language
English
Pages
37
File format
PDF
File size
236 KB
Published
05 June, 2012
Updated
30 September, 2023
MD5 checksum
9C5687031CAFDAC06C1569CB35CA39B0

About this manual

The document details the IS6INLP/NVP product family of high-speed, low-power synchronous static RAMs. These devices are organized as 256K words by 36 bits or 512K words by 18 bits and utilize ISSI's advanced CMOS technology.

Key features include a 'no wait' state that eliminates cycles when switching between read and write operations, an internal self-timed write cycle, and individual byte write control. The SRAMs support interleaved or linear burst sequences via the MODE input and offer three chip enables for depth expansion.

What's inside

  • Features
  • Description
  • Block Diagram
  • Pin Configuration
  • Pin Descriptions

Specifications

Organization (NVP)256K x 36 and 512K x 18
Organization (NLP)256K x 36 and 512K x 18
Capacity (NVP)9Mb
Clock Access Time26 ns
Cycle Time45 ns
Frequency (NVP)200 MHz

Frequently asked questions

What is the power supply voltage for NVP devices?

The power supply voltage (Vop) for NVP devices is 2.5V with a +5% tolerance.

What is the power supply voltage for NLP devices?

The power supply voltage (Vop) for NLP devices is 3.3V with a +5% tolerance.

What packages are available for these SRAMs?

The devices are available in JEDEC 100-pin TQFP, 165-ball PBGA, and 119-ball PBGA packages.

Download PDF (236 KB)

More ISSI Manuals


View all ISSI manuals →