Key facts
- Model
- AS7C4096
- Industry
- Industrial
- Documents
- 2
- Languages
- EN
- Last added
- 2012-06-11
Start here
Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet
The AS7C4096 and AS7C34096 are high-performance Static Random Access Memory (SRAM) devices organized as 524,288 words x 8 bits. They are designed for applications requiring fast data access and low power consumption, offering address access times ranging from 10 to 20 ns and output enable access times from 5 to 8 ns. The devices are available in both 5V and 3.3V versions and come in JEDEC standard 36-pin SOJ and 44-pin TSOP 2 packages.
Read onlineAlliance Semiconductor AS7C4096 specifications
| Organization | 524,288 words x 8 bits |
|---|---|
| Address access time | 10/12/15/20 ns |
| Output enable access time | 5/6/7/8 ns |
| Active power consumption (AS7C4096) | 1375 mW max @ 12 ns |
| Active power consumption (AS7C34096) | 576 mW max @ 10 ns |
| Standby power consumption (AS7C4096) | 110 mW max |
| Standby power consumption (AS7C34096) | 72 mW max |
| Supply voltage (AS7C4096) | 4.5 to 5.5 V |
| Operating temperature (Industrial) | -40 to 85 °C |
| Operating temperature (Commercial) | 0 to 70 °C |
| Packages | 36-pin SOJ, 44-pin TSOP 2 |
Source: Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet
All Alliance Semiconductor AS7C4096 documents by type
Ratings, dimensions and ordering codes, for selection and design work.
Questions answered in these manuals
What are the available voltage versions for the AS7C4096 series?
The series includes the AS7C4096 for 5V operation and the AS7C34096 for 3.3V operation.
From: Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet
What is the memory organization of these SRAM devices?
The devices are organized as 524,288 words x 8 bits.
From: Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet
What is the address access time for these SRAMs?
The address access time ranges from 10 ns to 20 ns depending on the device version.
What is the output‑enable access time?
The output‑enable access time is between 5 ns and 8 ns.