Key facts
- Model
- AS7C34096A
- Industry
- Industrial
- Documents
- 2
- Languages
- EN
- Last added
- 2012-06-06
Start here
Alliance Semiconductor AS7C34096A 512K x 8 CMOS SRAM Datasheet
The AS7C34096A is a high-performance CMOS Static Random Access Memory (SRAM) device organized as 524,288 words by 8 bits. It features equal address access and cycle times ranging from 10 to 20 nanoseconds, with output enable access times of 4 to 7 nanoseconds, making it suitable for high-performance applications requiring fast data access and low power consumption.
Read onlineAlliance Semiconductor AS7C34096A specifications
| Organization | 524,288 words x 8 bits |
|---|---|
| Supply Voltage | 3.0V to 3.6V (Nominal 3.3V) |
| Maximum Address Access Time | 10/12/15/20 ns |
| Output Enable Access Time | 4/5/6/7 ns |
Source: Alliance Semiconductor AS7C34096A 512K x 8 CMOS SRAM Datasheet
All Alliance Semiconductor AS7C34096A documents by type
Ratings, dimensions and ordering codes, for selection and design work.
Questions answered in these manuals
What are the available package types for this SRAM?
The device is available in a 36-pin SOJ (400 mil) and a 44-pin TSOP 2.
From: Alliance Semiconductor AS7C34096A 512K x 8 CMOS SRAM Datasheet
Is the AS7C34096A compatible with TTL logic?
Yes, all chip inputs and outputs are TTL-compatible.
From: Alliance Semiconductor AS7C34096A 512K x 8 CMOS SRAM Datasheet
What supply voltage does the AS7C34096A require?
The SRAM operates from a 3.3 V supply, with a recommended range of 3.0 V to 3.6 V.
From: Alliance Semiconductor AS7C34096A 3.3V 512K×8 CMOS SRAM Datasheet
What are the access times of the AS7C34096A?
Address access time is 10‑20 ns and output‑enable access time is 4‑7 ns.
From: Alliance Semiconductor AS7C34096A 3.3V 512K×8 CMOS SRAM Datasheet