Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet

AS7C4096 AS7C34096 5V/3.3V 512K × 8 CMOS SRAM is a high-speed, low-power, and easy-to-expand memory.


Alliance Semiconductor AS7C4096/AS7C34096 512K x 8 CMOS SRAM Datasheet - cover page
Brand
Alliance Semiconductor
Category
Memory
Document type
Datasheet
Language
English
Pages
9
File format
PDF
File size
210 KB
Published
11 June, 2012
Updated
30 September, 2023
MD5 checksum
BC888BD706BD59F5EC7D829D9F960108

About this manual

The AS7C4096 and AS7C34096 are high-performance Static Random Access Memory (SRAM) devices organized as 524,288 words x 8 bits. They are designed for applications requiring fast data access and low power consumption, offering address access times ranging from 10 to 20 ns and output enable access times from 5 to 8 ns. The devices are available in both 5V and 3.3V versions and come in JEDEC standard 36-pin SOJ and 44-pin TSOP 2 packages.

What's inside

  • Features
  • Functional description
  • Absolute maximum ratings
  • Recommended operating condition
  • DC operating characteristics
  • Read cycle timing
  • Write cycle timing
  • AC test conditions
  • Package dimensions

Specifications

Organization524,288 words x 8 bits
Address access time10/12/15/20 ns
Output enable access time5/6/7/8 ns
Active power consumption (AS7C4096)1375 mW max @ 12 ns
Active power consumption (AS7C34096)576 mW max @ 10 ns
Standby power consumption (AS7C4096)110 mW max
Standby power consumption (AS7C34096)72 mW max
Supply voltage (AS7C4096)4.5 to 5.5 V
Operating temperature (Industrial)-40 to 85 °C
Operating temperature (Commercial)0 to 70 °C
Packages36-pin SOJ, 44-pin TSOP 2

Frequently asked questions

What are the available voltage versions for the AS7C4096 series?

The series includes the AS7C4096 for 5V operation and the AS7C34096 for 3.3V operation.

What is the memory organization of these SRAM devices?

The devices are organized as 524,288 words x 8 bits.

Which packages are available for the AS7C4096/AS7C34096?

Both devices are available in JEDEC standard 400-mil 36-pin SOJ and 44-pin TSOP 2 packages.

What is the maximum address access time for the AS7C4096?

The maximum address access time ranges from 10 ns to 20 ns depending on the specific speed grade.

Download PDF (210 KB)

More Alliance Semiconductor Manuals


View all Alliance Semiconductor manuals →