National Semiconductor DS90C3201 Datasheet

The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter designed for use in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel TVs. The DS90C3201 is designed to interface between the digital video processor and the display device using the low-power, low-EMI LVDS (Low Voltage Differential Signaling) interface. The DS90C3201 converts up to 70 bits of LVCMOS/LVTTL data into ten LVDS data streams. The transmitter can be programmed clocking data with rising edge or falling edge clock. Optional two-wire serial programming allows fine tuning in development and production environments. At a transmitted clock frequency of 135 MHz, 70 bits of LVCMOS/LVTTL data are transmitted at an effective rate of 945 Mbps per LVDS channel. Using a 135 MHz clock, the data throughput is 9.45 Gbit/s (945 Mbytes/s). This allows the dual 10-bit LVDS Transmitter to support HDTV resolutions.


National Semiconductor DS90C3201 Datasheet - cover page
Brand
National Semiconductor
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
3
File format
PDF
File size
477 KB
Published
04 July, 2012
Updated
30 September, 2023
MD5 checksum
47259CEFB079AC3CB3D50FD8CF7A05ED

About this manual

The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter designed for use in LCD TVs, monitors, and digital displays. It interfaces between a digital video processor and the display device using a low-power LVDS interface.

What's inside

  • General Description
  • Features
  • Functional Description
  • LVDS Transmitter
  • Single Pixel and Dual Pixel Interface
  • 2-Wire Serial Communication Interface

Specifications

Supply Voltage+3.3V
Input Clock Range8 MHz to 135 MHz
Data ThroughputUp to 9.45Gbit/s
Package Type128-pin TQFP

Frequently asked questions

What is the DS90C3201?

The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter designed to interface between a digital video processor and a display device.

What clock frequencies does the DS90C3201 support?

The device supports input clocks ranging from 8 MHz to 135 MHz.

What is the maximum data throughput of the DS90C3201?

At a transmitted clock frequency of 135 MHz, the transmitter achieves an effective rate of 945 Mbps per LVDS channel.

Download PDF (477 KB)

More National Semiconductor Manuals


View all National Semiconductor manuals →