Xilinx XCR3256XL CPLD Preliminary Product Specification

The file is about Xilinx XCR3256XL CPLD datasheet, which contains features and specifications of the product


Xilinx XCR3256XL CPLD Preliminary Product Specification - cover page
Brand
Xilinx
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
10
File format
PDF
File size
85 KB
Published
07 June, 2012
Updated
30 September, 2023
MD5 checksum
1B6B75A120DBA59D186CF4DD3AA4052E

About this manual

The XCR3256XL is a 3.3V, 256 macrocell Complex Programmable Logic Device (CPLD) designed for power-sensitive applications requiring high performance. It features up to 140 MHz system frequency with pin-to-pin logic delays of 7.5 ns and utilizes Xilinx's TotalCMOS design technology.

What's inside

  • Features
  • Description
  • DC Electrical Characteristics
  • AC Electrical Characteristics
  • Timing Model
  • Internal Timing Parameters
  • Switching Characteristics
  • Pin Descriptions

Specifications

System Frequency140 MHz
Logic Delays7.5 ns
Macrocells256
Usable Gates6,000
Voltage Range2.7V to 3.6V

Frequently asked questions

What is the maximum system frequency for this CPLD?

The device supports a maximum system frequency of 140 MHz.

How many usable gates are available in the logic blocks?

A total of 6,000 usable gates are provided across 16 logic blocks.

What is the voltage range for industrial grade operation?

The device operates within a 2.7V to 3.6V industrial grade voltage range.

Download PDF (85 KB)

More Xilinx Manuals


View all Xilinx manuals →