This document introduces the simplified interfaces of Altera's DDR, DDR2, and DDR3 SDRAM controllers with ALTMEMPHY IP, as well as their read and write operations to memory devices.
080C7AF0705961C447D3CB34EB3A8B92
View all Altera manuals →