Data Delay Devices MDU28C Fixed Delay Line Datasheet

MDU28C is a dual channel HCMOS interfaced fixed delay line, which can achieve 10ns, 12ns, 16ns, 20ns and 25ns delay on two independent delay lines respectively


Data Delay Devices MDU28C Fixed Delay Line Datasheet - cover page
Brand
Data Delay Devices
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
4
File format
PDF
File size
48 KB
Published
04 May, 2012
Updated
30 September, 2023
MD5 checksum
BCCA570D286AFE1F5C7667B2A05EABEA

About this manual

The MDU28C is a dual, HCMOS‑interfaced fixed delay line available in several package types, including standard 8‑pin DIP, gull‑wing, J‑lead and military variants. Each device provides two completely independent delay lines with fan‑out capability of 10 TTL loads. The delay amount is set by the dash number (e.g., MDU28C‑10, MDU28C‑20, etc.).

The device operates from a 5 VDC supply (±5%) and requires a 0.1 µF bypass capacitor close to the VDD pin for stable performance. Electrical characteristics include a typical output rise time of 8 ns, supply current of 40 µA, and operating temperature range of 0 °C to 70 °C. Detailed absolute maximum ratings and DC electrical characteristics are provided for design reference.

What's inside

  • Features
  • Packages
  • Functional Description
  • Pin Descriptions
  • Series Specifications
  • Dash Number Specifications
  • Application Notes
  • Power Supply Bypassing
  • Device Specifications
  • Delay Line Automated Testing

Specifications

Minimum input pulse width100% of total delay
Output rise time8 ns typical
Supply voltage5 VDC ±5%
Supply current40 µA typical
Operating temperature0 °C to 70 °C
Temp coefficient of total delay300 ppm/°C
High level output voltage3.98 V
Low level output voltage0.15 V
High level input voltage3.15 V
Low level input voltage1.35 V

Frequently asked questions

How many independent delay lines does the MDU28C provide?

The MDU28C provides two independent delay lines.

What supply voltage is required for the MDU28C?

The device requires a 5 VDC supply with a tolerance of ±5%.

What bypass capacitor is recommended for the VDD pin?

A 0.1 µF capacitor from VDD to GND placed as close as possible to the VDD pin is recommended.

What is the typical output rise time of the device?

The typical output rise time is 8 ns.

Download PDF (48 KB)

More Data Delay Devices Manuals


View all Data Delay Devices manuals →