Industrial Manuals

MAX 7000A is a high-performance 3.3-V EEPROM-based programmable logic devices (PLDs) from Altera Corporation, built on second-generation Multiple Array MatriX (MAX®) architecture, with 3.3-V in-system programmability (ISP) and advanced pin-locking capability through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface, and it also supports IEEE Std. 1149.1 compliant built-in boundary-scan test (BST) circuitry and JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71

File format: PDF Size:1861 KB

MAX 7000AE is a high-performance 3.3V EEPROM-based programmable logic device (PLD) built on second-generation Multiple Array MatriX (MAX) architecture. It supports 3.3V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability. The device also features built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1 and supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71. It is pin-compatible with the popular 5.0V MAX 7000S devices and offers high-density PLDs ranging from 600 to 10,000 usable gates.

File format: PDF Size:388 KB

File format: PDF Size:433 KB

This data sheet provides detailed information about the Altera MAX 7000A series of programmable logic devices, including models, pins, functions, and packages.

File format: PDF Size:388 KB

File format: PDF Size:1838 KB

This document describes the pin-out of the EPM3512A chip. The EPM3512A is a chip with 208-pin PQFP package and 256-pin FineLine BGA package. The document provides information about the functions and connections of different pins.

File format: PDF Size:44 KB

This is the pin-out information of EPM3128A.

File format: PDF Size:37 KB

MAX 3000A is a high-performance, low-cost CMOS EEPROM-based PLD device family from Altera Corporation. It is based on the Multiple Array MatriX (MAX®) architecture and supports 3.3V in-system programmability (ISP). The series provides devices with 600 to 5,000 usable gates.

File format: PDF Size:314 KB

MAX 3000A is a high-performance, low-cost PLD based on CMOS EEPROM developed by Altera Corporation. It uses MAX architecture and has 3.3V in-system programmability (ISP), high-density PLD, 4.5-ns pin-to-pin logic delays, MultiVoltTM I/O interface and other features.

File format: PDF Size:314 KB

This data sheet provides detailed information about the Altera MAX3000A programmable logic devices (PLDs), including features, characteristics, pin counts, packages, voltages, etc.

File format: PDF Size:314 KB

This document describes the features and characteristics of the Altera MAX 3000A programmable logic device family, including high performance, low cost, EEPROM-based architecture, 3.3V in-system programmability, built-in JTAG interface, boundary-scan test, etc.

File format: PDF Size:314 KB

This document introduces the JTAG and In-System Programmability features of the Altera MAX II devices.

File format: PDF Size:90 KB

The A2526EL/M and A2536EL/M are integrated high-side dual power switches, optimized for self-powered and bus-powered Universal Serial Bus (USB) applications. Few external components are necessary to satisfy USB requirements. Each switch channel supplies up to 500 mA as required by USB peripheral devices. In addition, the switch’s low on-resistance permits achieving the USB voltage-drop requirements. Fault current is limited to typically 750 mA, satisfying the UL 25 VA safety requirements, and a flag output is available to indicate a fault condition to the local USB controller. Momentary voltage drops that may occur on the upstream port when the switch is enabled in bus-powered applications is eliminated by a “soft start” feature. Additional features include thermal shutdown to prevent catastrophic switch failure from high-current loads, undervoltage lockout to ensure that the device remains OFF unless there is a valid input voltage present, and 3.3 V and 5 V logic-compatible enable inputs. These switches are provided in 8-pin mini-DIP (suffix ‘M’) and 8-lead SOIC (suffix ‘L’) packages.

File format: PDF Size:91 KB

A2525EL/M and A2535EL/M are integrated high-side power switches, optimized for self-powered and bus-powered Universal Serial Bus (USB) applications

File format: PDF Size:88 KB

File format: PDF Size:0 KB

This document is the operation manual for the T9i Treadmill, which mainly introduces the functions and usage methods of the equipment

File format: PDF Size:708 KB

This manual contains instructions for installing and maintaining the 9390IT 20-40 kVA and 9390 20-80 kVA UPS models.

File format: PDF Size:2956 KB

A1391-DS is the datasheet of A1391 and A1392, it is a micro power 3V linear hall effect sensor with tri-state output and user-selectable sleep mode. This integrated circuit (IC) provides a voltage output that is directly proportional to an applied magnetic field. In many applications, it is difficult to achieve sufficient sensitivity levels with a Hall effect sensor IC without consuming more than 3 mA of current. The A1391 and A1392 minimize current consumption to less than 25 μA through the addition of a user-selectable sleep mode.

File format: PDF Size:338 KB

File format: PDF Size:442 KB

This manual describes the operation methods of FP+ series Dedicated Touring Amplifiers

File format: PDF Size:3294 KB