Industrial Manuals

This document is the operation manual for Samsung SPS1000, which provides information on the appearance, operation methods, function operations, and time management of the product.

File format: PDF Size:790 KB

This is an electronic cash register operation manual that introduces the functions and usage of the cash register

File format: PDF Size:1205 KB

Specifications of CDRH2D11, including DC superimposition, package dimensions, pin diagrams, etc.

File format: PDF Size:398 KB

CDRH2D09 and CDRH2D09C are SMD power inductors produced by Sumida. They are characterized by small size, magnetic shielding structure and high saturation current. They are suitable for DC-DC converters in mobile phones, PDAs, MP3s, DSC/DVCs and other devices.

File format: PDF Size:189 KB

The product is a magnetically shielded inductor with a size of 3.1×2.8mm and a maximum height of 1.0mm. The rated current range is 0.45～1.32A, and it can be used in mobile phones, PDAs, MP3s, DSC/DVCs, etc. as DC-DC converter inductors.

File format: PDF Size:147 KB

CDRH12D58R series power inductors, the maximum size is 12.4x12.4mm, the maximum height is 6.0mm. Inductance range is 10μH to 1000μH, rated current range is 0.48 to 4.7A. Custom design is available. Product features are magnetic shielding structure, ideal for game machines, notebook PCs, LCD TVs, DVDs, STBs, projectors, etc. as DC-DC converter inductors. RoHS compliant.

File format: PDF Size:147 KB

The CDR6D28MN series is Sumida's hybrid power inductors with a maximum size of 6.8 x 6.8 mm, a range of 1.5-120 uH and a rated current of 0.46-3.0A, with higher saturation current characteristics than Ni-Zn inductors, and are usually used in LCD drivers, DSC/DVC, Notebook PCs or other portable equipment.

File format: PDF Size:139 KB

The SMP75-8 is a very low voltage transient surge arrestor especially designed to protect sensitive telecommunication equipment against lightning strikes and other transients. It features a high repetitive surge capability, a very low stand-off voltage and a very low leakage current.

File format: PDF Size:195 KB

This document describes a 16-pin 2-line bidirectional low capacitance array designed for protection at the board level. The product provides protection from voltage transients caused by electrostatic discharge, electrical fast transients, and effects of secondary lighting. It has a peak power of 600 watts for a 10x1000 µsec pulse and is designed for secondary surge protection on telephone lines. It can be used in either common or differential mode applications.

File format: PDF Size:83 KB

File format: PDF Size:60 KB

File format: PDF Size:1980 KB

File format: PDF Size:490 KB

MAX 9000 Programmable Logic Device Family is a high-performance CMOS EEPROM-based programmable logic device (PLD) built on third-generation Multiple Array MatriX (MAX®) architecture.

File format: PDF Size:490 KB

File format: PDF Size:0 KB

The MAX 7000 is a high-performance EEPROM programmable logic device (PLD) produced by Altera Corporation. It is based on the second-generation MAX architecture. The MAX 7000 series devices have 5.0 V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface, and the ISP circuitry meets the IEEE Std. 1532 standard. The MAX 7000 series includes 5.0 V MAX 7000 devices and 5.0 V ISP based MAX 7000S devices. When the MAX 7000S device has 128 or more macrocells, it has an internal JTAG boundary scan test (BST) circuit. The MAX 7000 series devices have logic densities ranging from 600 to 5,000 usable gates, and have 5 ns pin-to-pin logic delays, which can achieve up to 175.4 MHz counter frequencies (including interconnect). PCI-compatible devices are available.

File format: PDF Size:438 KB

The MAX 7000 is a high-performance, EEPROM-based PLD from Altera Corporation. It is based on the second-generation MAX architecture and includes both 5.0V MAX 7000 and 5.0V ISP-based MAX 7000S devices. The MAX 7000 family has a logic density range of 600 to 5,000 usable gates and a 5ns pin-to-pin logic delay.

File format: PDF Size:433 KB

MAX 7000A is a high-performance 3.3V EEPROM-based programmable logic device (PLD) produced by Altera Corporation. Its architecture is the second-generation Multiple Array MatriX (MAX). It supports 3.3V in-system programmability (ISP) and IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability. Moreover, MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532, while EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532. MAX 7000A also supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71.

File format: PDF Size:388 KB

This document is a programming reference for VERSAJET MP3200.

File format: PDF Size:526 KB

This document contains proprietary information about PC Worth products and their operation and maintenance.

File format: PDF Size:533 KB

This document provides detailed information about the pin-outs and input/output pins of Altera Corporation's EPM7064 and EPM7064S products.

File format: PDF Size:41 KB