NXP AN11508 SDRAM Interface to LPC18xx/43xx EMC Application Note

This document describes some of the issues that you may encounter when developing a full-speed USB application on NXP


NXP AN11508 SDRAM Interface to LPC18xx/43xx EMC Application Note - cover page
Brand
NXP
Category
electronic components
Document type
Application Note
Language
English
Pages
26
File format
PDF
File size
387 KB
Published
19 May, 2014
Updated
25 September, 2023
MD5 checksum
4D48500D7477ACF7E727DD066B8B8FEA

About this manual

This document provides guidance on developing full-speed USB applications and interfacing SDRAM memory with NXP's LPC18xx and LPC43xx microcontroller families. It details the External Memory Controller (EMC) capabilities and specific connectivity requirements.

What's inside

  • Introduction
  • External Memory Controller
  • EMC signals
  • EMC clocking to SDRAM
  • CLKx pin configuration
  • Read Data feedback clock mapping

Specifications

Supported Microcontroller FamiliesLPC18xx, LPC43xx
Supported Memory TypesRAM, ROM, Flash, SDR SDRAM
Unsupported Memory TypesDDR SDRAM, synchronous static memory
Data Bus Width8-bit, 16-bit, 32-bit
Maximum CPU Frequency (LPC43xx)204 MHz
Maximum CPU Frequency (LPC18xx)180 MHz

Frequently asked questions

What memory types does the LPC18xx/43xx EMC support?

The EMC supports asynchronous static memory devices like RAM, ROM, and Flash, as well as dynamic memories like SDR SDRAM.

Does the LPC18xx/43xx EMC support DDR SDRAM?

No, the EMC does not support double data rate (DDR) SDRAMs or synchronous static memory devices.

What are the maximum CPU frequencies for the LPC18xx and LPC43xx?

The LPC43xx operate at up to 204 MHz, while the LPC18xx operate at up to 180 MHz.

Download PDF (387 KB)

More NXP Manuals


View all NXP manuals →