Update: 29 September, 2023
This datasheet describes the Altera® 10-Gbps Ethernet IP core which implements the IEEE 802.3 2005 and 802.1Q Ethernet standards. The 10-Gbps Ethernet IP core is highly configurable. It includes an Ethernet Media Access Controller (MAC) with an Avalon® Streaming (Avalon-ST) interface on the client side, and a XAUI or a standard XGMII interface on the network side. The XAUI interface is implemented as hard IP in an Altera FPGA transceiver or as soft logic, which results in a soft 10GBASE-X XAUI PCS. Alternatively, you can choose to implement a 10-Gbps Ethernet IP core that includes only the MAC or the soft XAUI PCS.
File format: PDF
Size: -
MD5 Checksum: 85FA8B2E1255492D3167532AADA23F34
Publication date: 09 August, 2012
Downloads: -
PDF Link: ALTERA 10-Gbps Ethernet Reference user manual PDF