This document discusses the HD/CLI timing relationship in slave mode for the AD9929. The HD signal is used to reset internal counters and the timing relationship between HD and CLI is important for proper resetting. The document provides equations and ranges for the HD to CLI relationship for different SHDLOC values.