Altera Corporation External Memory Interfaces in HardCopy III Devices Manual

Update: 29 September, 2023

This chapter describes the hardware features that support high-speed memory interfacing for each double data rate (DDR) memory standard in HardCopy® III devices. HardCopy III devices feature delay-locked loops (DLLs), phase-locked loops (PLLs), dynamic on-chip termination (OCT), read-and-write leveling, and deskew circuitry. This chapter contains the following sections:...

---

File format: PDF

Size: -

MD5 Checksum: 760B9A0CF93AF641D666031B7AAA0D2C

Publication date: 01 August, 2012

Downloads: -

PDF Link: Altera Corporation External Memory Interfaces in HardCopy III Devices Manual PDF