YAMAHA XCR3128A: 128 Macrocell CPLD with Enhanced Clocking

This application note introduces the features and characteristics of Xilinx's XPLA™ PLD. This PLD uses Fast Zero Power design technology, which provides ultra-low power and very high speed. This PLD supports 3V voltage and can be programmed in-system using a JTAG interface. This PLD also has a 4-pin JTAG interface and high-performance pin-to-pin delays.


Brand
Yamaha
File format
PDF
Published
12 June, 2012
Updated
30 September, 2023
MD5 checksum
31C3537D248F7FC91D21F759DD28C5D4
Download PDF

More Yamaha Manuals


View all Yamaha manuals →