Lattice Semiconductor GAL20V8Z/GAL20V8ZD Zero Power E2CMOS PLD Datasheet

This document describes the features and characteristics of GAL20V8Z and GAL20V8ZD, including zero power E2CMOS technology, high performance E2CMOS technology, E2 cell technology, and eight output logic macrocells.


Lattice Semiconductor GAL20V8Z/GAL20V8ZD Zero Power E2CMOS PLD Datasheet - cover page
Brand
Lattice
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
19
File format
PDF
File size
252 KB
Published
12 June, 2012
Updated
29 September, 2023
MD5 checksum
78A662093A06E02E2E2F2B0ADA59C864

About this manual

This datasheet describes the GAL20V8Z and GAL20V8ZD, which are Zero Power E2CMOS Programmable Logic Devices (PLDs) manufactured using Lattice Semiconductor's advanced technology. These devices combine CMOS with Electrically Erasable (E2) floating gate technology to offer a combination of high speed and low power consumption suitable for battery-powered systems and high-speed graphics processing.

What's inside

  • Features
  • Applications
  • Functional Block Diagram
  • Specifications
  • Ordering Information
  • Output Logic Macrocell (OLMC) Compiler Support
  • Registered Mode
  • Complex Mode
  • Electronic Signature Fuses
  • Pin Configuration

Specifications

Standby Current100µA
Maximum Propagation Delay12 ns
Maximum Clock Frequency83.3 MHz
Output Drive16 mA
Data Retention20 Year
Erase Cycles100
Inputs to AND Array19

Frequently asked questions

What is the standby current of the GAL20V8Z?

The standby current is 100µA.

What is the maximum propagation delay?

The maximum propagation delay is 12 ns.

How many erase/write cycles are specified?

The device is specified for 100 erase/write cycles.

What is the maximum clock frequency?

The maximum frequency (Fmax) is 83.3 MHz.

Download PDF (252 KB)

More Lattice Manuals


View all Lattice manuals →