SMSC LAN83C171 EPIC/XF Integrated PCI 10/100 Mbps Fast Ethernet Controller Datasheet

This product is a 10/100Mbps fast Ethernet controller with PCI bus interface, supports PCI 2.1 standard, supports CardBus status registers, supports two-channel bus master, supports scatter/gather DMA function, supports pre-fetch interrupt support, supports Wake-Up on Magic Packet TM detection and network link down event, supports chained transmission data packets, supports early transmit and early receive, supports optional early receive buffer mode, supports automatic rejection of small packets, supports automatic retransmission of collision frames, supports automatic padding of short frames, supports 4.5K bytes of receive buffer and 1.5K bytes of transmit buffer, supports optional 32-bit wide external receive buffer, supports big/little endian byte order, supports 64K bytes of expansion boot flash RAM


SMSC LAN83C171 EPIC/XF Integrated PCI 10/100 Mbps Fast Ethernet Controller Datasheet - cover page
Brand
SMSC
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
90
File format
PDF
File size
296 KB
Published
05 June, 2012
Updated
30 September, 2023
MD5 checksum
54E77758F5DFA4723FC55712477CDEAD

About this manual

The document describes the LAN83C171 EPIC/XF, a high-performance and low CPU utilization Ethernet network controller designed to interface directly to the PCI Local Bus and the IEEE 802.3 standard Media Independent Interface (MII). It supports both 10/100 Mbps Ethernet rates and includes features such as ACPI compliance, Wake-Up on Magic Packet detection, and a two-channel bus master for efficient data transfer.

What's inside

  • Features
  • General Description
  • Pin Configuration
  • Description of Pin Functions
  • Functional Description
  • PCI Interface
  • DMA Operation
  • MAC Operation
  • Power Down Mode
  • DC Electrical Characteristics

Specifications

Ethernet Speeds10/100 Mbps
Bus InterfacePCI Version 2.1
Interrupt SupportPreemptive Interrupt Support
Bus Master Rate132 Mbps
Receive Buffer4.5 Kbyte On-Chip
Transmit Buffer1.5 Kbyte On-Chip
Power SupplySingle 5V
Package Type208 Pin QFP

Frequently asked questions

What is the maximum transfer rate of the LAN83C171 bus master?

The device features a high performance two channel bus master capable of transferring data at 132 Mbps.

Does the LAN83C171 support Wake-Up on Magic Packet?

Yes, it supports Wake-Up on Magic Packet detection and/or Network Link-Down occurrence.

Is the LAN83C171 ACPI compliant?

Yes, it is fully ACPI compliant for both PCI Bus Class Specification and Network Device Class Specification.

Download PDF (296 KB)

More SMSC Manuals


View all SMSC manuals →