Cypress CY7C024/0241 and CY7C025/0251 Dual-Port Static RAM Datasheet

This datasheet introduces the CY7C024/0241 and CY7C025/0251 low-power CMOS 4K x 16/18 and 8K x 16/18 dual-port static RAMs


Cypress CY7C024/0241 and CY7C025/0251 Dual-Port Static RAM Datasheet - cover page
Brand
Cypress
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
21
File format
PDF
File size
545 KB
Published
09 May, 2012
Updated
30 September, 2023
MD5 checksum
F1637610D8695B437183AFC7EA9BBEE7

About this manual

The CY7C024/0241 and CY7C025/0251 are low‑power CMOS dual‑port static RAMs available in 4 K × 16/18 and 8 K × 16/18 configurations. They provide true dual‑ported memory cells, on‑chip arbitration, semaphore and interrupt flags, and can be expanded to 32‑/36‑bit widths using a master/slave configuration.

The devices include separate control pins for each port (CE, OE, R/W, INT, SEM, BUSY, etc.), support automatic power‑down, and are offered in 84‑pin PLCC, 84‑pin lead‑free PLCC, 100‑pin lead‑free TQFP and 100‑pin TQFP packages. Electrical specifications such as 15 ns access time, 2.4 V HIGH output, 0.4 V LOW output and typical operating currents are provided in the datasheet.

What's inside

  • Features
  • Functional Description
  • Pin Definitions
  • Architecture
  • Write Operation
  • Read Operation
  • Interrupts
  • Busy
  • Master/Slave
  • Semaphore Operation

Specifications

Access time15 ns
Typical operating current190 mA
Supply voltage range-0.3 V to +7.0 V

Frequently asked questions

What is the access time of the CY7C024/0241 and CY7C025/0251 devices?

The devices have a high‑speed access time of 15 ns.

How many semaphore latches are provided on each device?

Each device includes eight semaphore latches for resource sharing.

What package options are available for these RAMs?

They are offered in 84‑pin lead‑free PLCC, 84‑pin PLCC, 100‑pin lead‑free TQFP, and 100‑pin TQFP packages.

Download PDF (545 KB)

More Cypress Manuals


View all Cypress manuals →