Xilinx SPARTAN-3 Manuals

ManualLib has 3 documents for the Xilinx SPARTAN-3: 3 datasheets. Every file can be read online or downloaded as a PDF for free.

Datasheet 3

Key facts

Brand
Xilinx
Model
SPARTAN-3
Industry
Industrial
Documents
3
Languages
EN
Last added
2012-06-08

Start here

Xilinx Spartan-3 FPGA Family Complete Data Sheet

Xilinx Spartan-3 FPGA Family Complete Data Sheet

Datasheet 204 pages · 1.8 MB · EN

This document is a complete data sheet for the Xilinx Spartan-3 Field-Programmable Gate Array (FPGA) family. It consolidates four separate modules into one volume to facilitate easy downloading and searching of the full specification.

The Spartan-3 family is designed for high-volume, cost-sensitive consumer electronic applications, offering densities ranging from 50,000 to five million system gates. Key features include SelectIO signaling with up to 784 I/O pins, dedicated 18x18 multipliers, Digital Clock Managers (DCM), and support for DDR SDRAM.

Read online

Xilinx SPARTAN-3 specifications

Logic Cell Density Range50,000 to five million system gates
Maximum Logic Cells74,880 logic cells
Total I/O PinsUp to 784 I/O pins
Data Transfer Rate per I/O622 Mb/s
Signal Standards Supported18 single-ended and 8 differential standards
Total Block RAM CapacityUp to 1,872 Kbits

Source: Xilinx Spartan-3 FPGA Family Complete Data Sheet

All Xilinx SPARTAN-3 documents by type

Datasheet 3

Ratings, dimensions and ordering codes, for selection and design work.

Questions answered in these manuals

What applications is the Spartan-3 family designed for?

The Spartan-3 family is specifically designed to meet the needs of high volume, cost-sensitive consumer electronic applications.

From: Xilinx Spartan-3 FPGA Family Complete Data Sheet

How many logic cells does the XC3S5000 device contain?

The XC3S5000 device contains 74,880 logic cells.

From: Xilinx Spartan-3 FPGA Family Complete Data Sheet

What configuration modes are supported by Spartan‑3 FPGAs?

Spartan‑3 devices can be configured using Master Parallel, Slave Parallel, Master Serial, Slave Serial, or Boundary Scan (JTAG) modes.

From: Xilinx Spartan-3 FPGA Family Complete Data Sheet

How many I/O pins does the Spartan‑3 family support?

The family supports up to 784 user I/O pins.

From: Xilinx Spartan-3 FPGA Family Complete Data Sheet

What configuration modes are supported by Spartan‑3 FPGAs?

Spartan‑3 devices support Master Parallel, Slave Parallel, Master Serial, Slave Serial, and Boundary Scan (JTAG) configuration modes.

From: XILINX Spartan-3 FPGA Family: Complete Data Sheet1

What I/O standards are available on the Spartan‑3 family?

The family supports 18 single‑ended standards (e.g., LVCMOS, LVTTL, PCI) and 6 differential standards (e.g., LVDS, RSDS).

From: XILINX Spartan-3 FPGA Family: Complete Data Sheet1