This article introduces an innovative verilog model for predicting the DC, small signal, and large signal behavior of LDMOS. The model is simple and provides a good approximation of the DC, small signal S-parameter, and large signal behavior. It can serve as a starting point for designers in developing new applications.