



An innovative verilog model for predicting
LDMOS DC, small and large signal behavior

Introduction

To reduce the design cycle time and cost for wireless applications it is useful to have models that can help RF Engineers predict and simulate the behavior of RF power transistors. Recently, STMicroelectronics has been strongly focused on developing new models for RF LDMOS power transistors.

The model introduced here is simple in concept, and describes with good approximation DC, small signal S-parameter and large signal behavior, and could be a starting point for designers in developing their new applications. This model has been implemented in Agilent Advanced Design System, in verilog Language, and includes the parasitic elements of the package, as well as a thermal node which takes self heating effects into account.

In this applicatio note we will briefly describe how to extract the model parameters for the PD54003L-E device, which is a 3 W - 7.2 V - 500 MHz LDMOS housed in a PowerFLAT plastic package (5 x 5 mm). As an internally unmatched device, the PD54003L-E can be used in various portable applications over HF, VHF and UHF frequency bands. At the end of this note we will validate this new model using ST's DB-54003L-175 demoboard, especially designed for 2-way portable radio applications using PD54003L-E over the 135-175 MHz frequency band.

Thanks to their cost effectiveness and high performance, LDMOS devices are widely used in radio frequency applications, ranging from digital communication infrastructures (cellular base stations) to low cost portable radios (private mobile radios) commonly known as walkie-talkies.

Contents

1	Model description and parameter extraction	4
2	Conclusions	16
3	References	16
4	Revision history	17


List of figures

Figure 1.	Model schematic	4
Figure 2.	$R_{j\text{fet}}$ vs. V_{ds}	7
Figure 3.	Gate-drain charge variation vs. V_{ds}	10
Figure 4.	Generic internal RF package structure	11
Figure 5.	PowerFLAT cross-section.	11
Figure 6.	Simulated version of the PowerFLAT	12
Figure 7.	S-parameters of the simulated package	12
Figure 8.	Overall model schematic	13
Figure 9.	Measured C_{iss} , C_{oss} , C_{rss} vs. simulated parameters	13
Figure 10.	Measured S-parameters vs. simulated parameters ($V_{\text{ds}}= 7.2 \text{ V}$; $I_{\text{dq}}= 100 \text{ mA}$)	14
Figure 11.	Measured input and output DC curves vs. simulated curves	14
Figure 12.	DB-54003L-175 demoboard	15
Figure 13.	Measured RF demonstration board performance vs simulated performance.	15

1 Model description and parameter extraction

The model introduced in this application note is a behavioral model with the equations written in verilog language [1] [2].

Figure 1. Model schematic



By observing the equivalent model schematic of [Figure 1](#), the following elements can be noted:

- Parasitic elements associated with the device
- Nonlinear current generator
- JFET resistance
- Substrate-body diode

Parasitic elements

To model the parasitic elements of the device, a resistor and an inductor are placed in series at each terminal. The model can change the resistance and inductance values according to the simulation temperature.

Parameter P in [Equation 1](#) is the temperature dependence, where T_C is its temperature coefficient, T is the temperature used in the simulation and T_{nom} is the temperature used to measure the parameter value.

Equation 1

$$P(T) = P(T_{NOM}) \cdot (1 + T_C \cdot (T - T_{NOM}))$$

Nonlinear current generator

The nonlinear current generator controlled by V_{gs} and V_{ds} is the most important factor used to calculate the static and dynamic current of the device. Moreover, the static current is required to define the working region of the MOS.

Table 1. Parameters required for the extraction of the current generator equations

Name	Description
VT0	Threshold voltage [V]
ETA	Drain induce barrier lowering (DIBL) [V^{-1}]
KP0	Transconductance [$A \cdot V^{-2}$]
THETA	Mobility degradation [$V^{VGTHETA}$]
VGTHETA	Mobility degradation exponent [-]
THETA2..9	From 2nd to 9th degradation polynomial factor [V^{-2}]
XN	Slope subthreshold current [V^{-1}]
DEL	Body effect linearization coefficient [-]
DELVG	Body effect linearization coefficient independent of V_{gs} [V^{-1}]
L0	Critical length [m]
L	Channel length [m]
EPS	Output conductance factor if $L0 > L$ [m]
KE	Output conductance factor if $L0 < L$ [Vm]
DT_KP	Mobility thermal coefficient [-]
DT_VT	Thermal coefficient of threshold voltage [$^{\circ}C^{-1}$]

Table 1 reports all the parameters required to extract the equations of the current generator. To get the generator current equation, a set of equations must be defined. An important parameter to consider is the threshold voltage of the device shown in *Equation 2*.

Equation 2

$$V_{TH} = V_{T0} - \eta \cdot V_{DS} + DV_{VT} \cdot (T - T_{NOM})$$

Moreover, a new threshold voltage formula is necessary to describe the weak and strong inversion region in a single equation (*Equation 3*).

Equation 3

$$VR = V_{TH} - 2 \cdot XN \cdot U_{TH}$$

$$U_{TH} = \frac{K \cdot T}{q}$$

To describe both regions, a new gate voltage can be defined as in *Equation 4*.

Equation 4

$$V_{gg} = \begin{cases} V_{TH} + 2 \cdot XN \cdot U_{TH} \cdot e^{\frac{V_{gs} - VR}{2 \cdot XN \cdot U_{TH}}} \\ V_{gs} \end{cases}$$

Equation 5

$$KP = KP0 \cdot \left(\frac{T(^{\circ}K)}{T_{NOM}(^{\circ}K)} \right)^{DT_{KP}}$$

Another important parameter to define is the gain factor with zero bias. Referring to [Equation 5](#), [6](#) and [7](#), the gain factor degrades according to the V_{gs} voltage (mobility degradation). [Equation 8](#) and [9](#), which define the drain saturation voltage, complete the set of equations needed to define the generator current ([Equation 10](#) and [11](#)).

Equation 6

$$F(V_{gst}) = \begin{cases} 1 & V_{gst} \leq 0 \\ 1 + T \cdot V_{gst}^T + \sum_{l=2}^9 T_l \cdot V_{gst}^l & V_{gst} > 0 \end{cases}$$

Equation 7

$$KP_{EFF} = \frac{KP}{F(V_{gst})}$$

Equation 8

$$A = L0^2 - L^2$$

$$B = \frac{L}{\delta} \cdot L0^2$$

$$C = KE \cdot L^3$$

$$\delta = \Delta + \Delta VG \cdot V_{gg} \quad \delta = \Delta + \Delta VG \cdot V_{gg}$$

$$D_1 = (B - A) \cdot (V_{gg} - V_{TH}) - C \cdot (1 - \delta)$$

$$D_2 = D_1^2 - 4 \cdot C \cdot (V_{gg} - V_{TH}) \cdot (1 + \delta) \cdot (0.5 \cdot A - B)$$

Equation 9

$$VDSAT = \frac{\sqrt{D_2 + D_1}}{(1 + \delta) \cdot (2 \cdot B - A)}$$

Equation 10

$$I_{DS} = \begin{cases} KP_{EFF} \cdot V_{ds} \cdot (V_{gg} - V_{TH} - 0.05 \cdot V_{ds} \cdot (1 + \Delta)) & V_{DS} < VDSAT \\ IDSS \cdot \left(1 + A \cdot \frac{V_{ds} - VDSAT}{B \cdot VDSAT + C} \right) & V_{DS} \geq VDSAT \end{cases}$$

Equation 11

$$IDSS = KP_{EFF} \cdot VDSAT \cdot (V_{gg} - V_{TH} - 0.5 \cdot VDSAT \cdot (1 + \Delta))$$

The automatic ADS optimizer was used to extract the parameters for the current generator. The threshold voltage and the gain factor have been extracted from the input characteristics with V_{ds} at a low voltage level. Concerning mobility degradation, the transconductance parameter was used varying V_{ds} and with V_{gs} at a high voltage level. The sub-threshold voltage was extracted from the input characteristics with a gate voltage level below the threshold voltage level.

L is the physical channel length of the MOS, while L0 influences the output conductance which depends on KE and EPS. DEL and DELVG affect the VDSAT and are extracted from the output characteristics in the saturation region. As mentioned previously, all the equations have been implemented in verilog language.


JFET resistance

The quasi-saturation region is modeled by a nonlinear JFET resistor. The mathematical empirical equation is defined in [Equation 12](#), where pres depends on the current and on the drop voltage across R_j.

Equation 12

$$R_j = f(V_{ds}, V_{gs}) \cdot g(\text{pres}) \cdot h(T)$$

Figure 2. R_{jfet} vs. V_{ds}



Useful to delete any convergence problem, [Figure 2](#) shows the resistor law for the variation of V_{ds} (using the right hand function approach) ([Equation 13](#)). A similar graph and function can be obtained by varying V_{gs} [3].

Equation 13

$$R_j(V_{ds}) = R_{j0} + SR \cdot \left[FSI \cdot \text{Log}_{10} \left(1 + 10^{\frac{V_{ds} - V_{DI}}{FSI}} \right) - FSF \cdot \text{Log}_{10} \left(1 + 10^{\frac{V_{ds} - V_{DF}}{FSF}} \right) \right]$$

The function g(pres) was created to bind the R_j to the current I_d. This is accomplished by introducing a new parameter linked to the dissipated power on R_j ([Equation 14](#)), where pres is linked to the dissipated power on R_j through RPWR.

Equation 14

$$g(\text{pres}) = 1 + (\text{PCR1} + \text{PCR2} \cdot \text{pres}) \cdot \text{pres}$$

h(T) ([Equation 15](#)), introduces the temperature dependence of R_j, where TCR1 and TCR2 are temperature coefficients in the linear region.

R_j is extracted from the DC output characteristics in the linear region with high bias current.

Equation 15

$$h(T) = 1 + (T - T_{NOM}) \cdot (TCR1 + (T - T_{NOM}) \cdot TCR2)$$

Substrate-body diode

The body-substrate diode is employed to describe the breakdown, the drain current leakage and the capacitance between the drain and source.

The thermal variations are shown by [Equation 16](#).

Equation 16

$$\begin{aligned} C_{jT} &= C_J \cdot (1 + TC_{CJ} \cdot (T - T_{NOM})) \\ V_{jT} &= V_J \cdot (1 + TC_{VJ} \cdot (T - T_{NOM})) \\ C_{j_parT} &= C_{JPAR} \cdot (1 + TC_{CJPAT} \cdot (T - T_{NOM})) \\ BVT &= BV \cdot (1 + TC_{BV} \cdot (T - T_{NOM})) \\ BVVGT &= BVVG \cdot (1 + TC_{BVVG} \cdot (T - T_{NOM})) \\ R_{LEAKT} &= R_{LEAK} \cdot (1 + TC_{RLEAK} \cdot (T - T_{NOM})) \end{aligned}$$

To include the temperature in the saturation current refer to [Equation 17](#).

Equation 17

$$I_{sT} = \begin{cases} I_S \cdot \left(\frac{T}{T_{NOM}}\right)^{\frac{XTI}{N}} \cdot \exp\left(\frac{q \cdot EG}{K} \cdot \left(\frac{1}{T_{NOM}} - \frac{1}{T}\right)\right) & T \leq 200 \text{ } ^\circ\text{C} \\ I_{s200} + \left(\frac{dI_S}{dT}\right)_{T200} \cdot (T(^{\circ}\text{K}) - T200) & T > 200 \text{ } ^\circ\text{C} \end{cases}$$

The diode current is implemented in [Equation 18](#), [19](#), [20](#), [21](#) and [22](#). The charge equation is given by [Equation 23](#).

Equation 18

$$I_d = \begin{cases} I_{sT} \cdot \left(\exp\left(\frac{V_d}{N \cdot V_t}\right) - 1\right) \\ I_{r1} + I_{r2} + I_{r3} \end{cases}$$

Equation 19

$$I_{r1} = I_{sT} \cdot \left[\exp\left(\frac{V_d}{N \cdot V_t}\right) - 1\right]$$

Equation 20

$$I_{r2} = \frac{V_d}{R_{LEAKT}}$$

Equation 21

$$I_{r3} = \text{sgn}(V_d) \cdot I_{bv} \cdot \exp\left(-\frac{V_d + BVT + BVVGT \cdot V_{gs}}{NBV \cdot V_t}\right)$$

Equation 22

$$I_{bv} = \begin{cases} I_{BV} & I_{BV} > 0 \text{ A} \\ I_s \cdot \frac{BV}{V_T} & I_{BV} \leq 0 \text{ A} \end{cases}$$

Equation 23

$$\left\{ \begin{array}{l} f1 = \frac{CjT \cdot VjT}{1 - MJ} \quad V_D \leq FCP \\ Qd = TT \cdot Id + f1 \cdot \left(1 + \left(\frac{1 - Vd}{VjT} \right)^{(1 - MJ)} \right) + Cj_parT \cdot Vd \\ f1 = \frac{CjT}{(1 - FCP)^{(1 - MJ)}} \\ f2 = 1 - FCP \cdot (1 + MJ) \quad V_D > FCP \\ Qd = TT \cdot Id + f1 \cdot \left(f2 \cdot Vd + 0.5 \cdot \frac{MJ \cdot Vd^2}{VjT} \right) + Cj_parT \cdot Vd \end{array} \right.$$

The remaining model parameters are the capacitances C_{gs} and C_{gd} of the MOSFET. The gate-source capacitance is modeled with a constant capacitance, because it is related to a highly doped MOSFET ([Equation 24](#)).

Equation 24

$$Q_{gs} = C_{gsT} \cdot V_{gs}$$

Moreover, the gate-drain capacitance can be considered as a classic MOSFET model capacitance, where the equations of the charged capacitance ([Equation 25, 26, 27, 28](#)) can be divided into four regions ([Figure 3](#)). Even in this case, capacitance variation depends on temperature ([Equation 29](#)).

Equation 25

$$C_{gd} = \frac{C_{gx0}}{\left(1 - \frac{V_{gx} - V_{FB}}{V_{jx}} \right)^{M_{jx}}} + C_{gdovIT}$$

$$Q_{gd} = \frac{C_{gx0} \cdot V_{jx}}{1 - M_{jx}} \cdot \left(\left(1 + \frac{V_{FB}}{V_{jx}} \right)^{1 - M_{jx}} - \left(1 + \frac{V_{FB} - V_{gx}}{V_{jx}} \right)^{1 - M_{jx}} \right) + C_{gdovIT} \cdot V_{gd}$$

Equation 26

$$Q_{gd} = C_{gx0} \cdot (V_{gd} - V_{FB}) + \frac{C_{gx0} \cdot V_{jx}}{1 - M_{jx}} \cdot \left(\left(1 + \frac{V_{FB}}{V_{jx}} \right)^{1 - M_{jx}} - 1 \right) + C_{gdovIT} \cdot V_{gd}$$

Equation 27

$$C_{gd} = \frac{C_{gx0}}{\left(1 - \frac{V_{gx} - V_{FB}}{V_{jx}} \right)^{M_{jx}}} + C_{gdovIT}$$

$$Q_{gd} = C_{gx0} \cdot V_{FB} + \frac{C_{gx0} \cdot V_{jx}}{1 - M_{jx}} \cdot \left(\left(1 + \frac{V_{FB} - V_{gx}}{V_{jx}} \right)^{1 - M_{jx}} - 1 \right) + C_{gdovIT} \cdot V_{gd}$$

Equation 28

$$C_{gd} = C_{gx0} + C_{gdovIT}$$

$$Q_{gd} = (C_{gx0} + C_{gdovIT}) \cdot V_{gd}$$


Equation 29

$$G_{gxT} = C_{gx0} \cdot (1 + C_{gxTC1} \cdot (T - T_{NOM}) + C_{gxTC2} \cdot (T - T_{NOM})^2)$$

$$V_{fbT} = V_{FB} \cdot (1 + V_{fbTC1X} \cdot (T - T_{NOM}))$$

$$C_{gdovIT} = C_{gdovL} \cdot (1 + C_{gdovLTC} \cdot (T - T_{NOM}))$$

Figure 3. Gate-drain charge variation vs. Vds



To extract the capacitance variables, a classic configuration has been used to measure the C_{iss} , C_{oss} and C_{rss} .

Thermal node

A "thermal node" has been introduced to consider the self-heating effect ([Figure 1](#)).

The voltage between the external thermal circuit port and the source node is related to the junction temperature rise. The current source of the circuit is equal to the dissipated power [4] [5]. In this first model implementation we have not considered the temperature dependent variables.

Package simulation

To include all the parasitic elements of the package in the model, several electromagnetic simulations were performed [6].

Figure 4. Generic internal RF package structure





Figure 5. PowerFLAT cross-section



The molding resin has a dielectric constant equal to 4 and a dielectric loss tangent of 0.005. The leads of the package are made of copper, while the bonding wires are made of gold.


During the simulation, the device contact pads and the paddle are considered as a PEC (perfect electric conductive surface lossless). Instead, along the external sides of the air box containing the package, an electric and magnetic field total wave absorption condition was set to consider the radiation losses ([Equation 30](#)).

Equation 30

$$(\nabla \times \mathbf{E})_{\text{tan}} = \mathbf{j} \cdot \mathbf{k}_0 - \frac{\mathbf{j}}{k_0} \cdot \nabla_{\text{tan}} \times (\nabla_{\text{tan}} \times \mathbf{E}_{\text{tan}}) + \frac{\mathbf{j}}{k_0} \cdot \nabla_{\text{tan}} \times (\nabla_{\text{tan}} \cdot \mathbf{E}_{\text{tan}})$$


During the simulation lumped ports were used to excite the fields ([Figure 6](#)) [7]. The package simulation performed was in the frequency range from 1 MHz to 50 GHz.

Figure 6. Simulated version of the PowerFLAT




To minimize the simulation time and increase accuracy, the structure was split into two parts (drain and gate). In this way, the reciprocal coupling between the input and output parts are not considered. To take into account such effect, an extra capacitor (C_{gd} -package) has been used. To complete the package model an extra inductor (L_{via}) associated with the source has been added. This inductor represents the effect created by the "via holes"[8] [9]. The S-parameters concerning the electromagnetic simulation of the gate section of the package are shown in [Figure 7](#).

Figure 7. S-parameters of the simulated package



Moreover, using the measured S-parameters of the packaged device, it was possible to extract the C_{gd} -package and the L_{via} . Observing [Figure 8](#), it is possible to see the circuit representing the union between the package model and the device model.

Figure 8. Overall model schematic



DC and RF small signal validation

Figure 9, 10, and 11 compare the measured DC and RF small signal parameters with the simulated parameters (C_{iss} , C_{oss} , C_{rss} , low signal S-parameters, and input and output DC curves). The simulations predict with good approximation the above mentioned parameters, including S21 and S22 which are the most difficult to predict.

Figure 9. Measured C_{iss} , C_{oss} , C_{rss} vs. simulated parameters




Figure 10. Measured S-parameters vs. simulated parameters (Vds= 7.2 V; Idq= 100 mA)





Figure 11. Measured input and output DC curves vs. simulated curves



Large signal validation

Using the ADS with harmonic balance engine simulator [10], the model has been simulated in conjunction with the DC network and the input and output matching network of ST's demonstration board DB-54003L-175 (Figure 12).

The DB-54003L-175 demonstration board was developed to demonstrate the best broadband performance of PD54003L-E.


Figure 12. DB-54003L-175 demoboard



In the harmonic balance simulations we used all the information relative to the board and the S-parameters of the lumped capacitors and inductors. Figure 13 compares the simulations and measurements of the demonstration board at 155 MHz, varying the power delivered by the generator at the input port.

P_{IN} is the power available from the generator, η_d is the drain efficiency, IRL (input return loss) is the ratio between the power reflected from the device and the power available from the generator, and Gain is the ratio between the power dissipated on the load and the power available from the generator.

Figure 13. Measured RF demonstration board performance vs simulated performance



2 Conclusions

Thanks to this new verilog model, customers will now be able to predict and simulate the behavior of STMicroelectronics' RF DMOS and LDMOS products, reducing design cycle time and time-to-market.

3 References

1. "Behavioral Modeling with the verilog-a Language," Springer, Oct. 1997.
2. "Behavioral Modeling of Nonlinear RF and Microwave Devices," Artech House Publishers, Nov. 1999.
3. "Lumped Element Behavioural High Voltage MOS Model," Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. Proceedings of the International Conference, June 2006.
4. "Analysis and Simulation of Self-Heating Effects on RF LDMOS Devices," Simulation of Semiconductor Processes and Devices, 2005. SISPAD 2005. International Conference on, Sept. 2005.
5. "New LDMOS Model Delivers Powerful Transistor Library - The CMC Model," www.highfrequencyelectronics.com, Oct. 2004.
6. "User's guide - high frequency structure simulator," Ansoft.
7. "Port tutorial series - high frequency structure simulator," Ansoft.
8. "RF package characterization and modeling," University/Government/Industry Microelectronics Symposium, 1999. Proceedings of the Thirteenth Biennial, June 1999.
9. "Electrical modeling of rfc packages up to 12 ghz," Electronic Components and Technology Conference, June 1999.
10. "Guide to Harmonic Balance Simulation in ADS," Agilent.

4 Revision history

Table 2. Document revision history

Date	Revision	Changes
27-Nov-2007	1	Initial release

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com