STMicroelectronics AN1751 Application Note

This document provides recommendations and measurements for EMI filters, as well as the features and characteristics of the products. It discusses the filtering and protection functions against radio frequency interference and electromagnetic interference, as well as the data transmission function.


STMicroelectronics AN1751 Application Note - cover page
Brand
STMicroelectronics
Category
Other Electronics
Document type
Application Note
Language
English
Pages
7
File format
PDF
File size
574 KB
Published
06 August, 2012
Updated
29 September, 2023
MD5 checksum
7B82C040CB8D42B457F4F6C5C01F9E72

About this manual

This document discusses the challenges of Radio Frequency Interference (RFI) and ElectroMagnetic Interference (EMI) in wireless telecommunications and cellular phones. It explains the limitations of discrete filtering devices compared to integrated passive and active devices (IPAD) and details the functions of EMI filters in filtering noise, protecting against ElectroStatic Discharge (ESD), and transmitting data.

The note provides specific guidance on test conditions and measurement techniques. It covers frequency response simulations and measurements, ESD and latch-up protection strategies including layout considerations, and crosstalk measurements for both digital and analog signals using specific test circuits and equipment.

What's inside

  • Frequency response
  • ESD and latch-up measurements
  • Crosstalk measurements
  • Digital crosstalk
  • Analog crosstalk
  • EMI filter functions
  • Test conditions
  • Layout considerations

Frequently asked questions

What frequency range do EMI filters target for rejection?

The filter is designed to reject frequencies higher than 800MHz, specifically targeting 900MHz, 1.8GHz, and 2.4GHz.

What voltage levels does the IEC61000-4-2 standard specify for ESD testing?

The standard specifies a surge generator charged up to 8kV for contact discharge and 15kV for air discharge.

What is the maximum output voltage observed with a correct layout during an ESD test?

With a correct layout, the maximum output voltage remains close to 8.4V when subjected to a 15kV surge.

Download PDF (574 KB)

More STMicroelectronics Manuals


View all STMicroelectronics manuals →