SI IS41C16256 IS41LV16256 handbook
Update: 30 September, 2023
The IS41C16256/IS41LV16256 is a 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memories from ICSI company. The product uses EDO Page Mode accelerated cycle access, which can perform 512 random accesses within a single row with an access cycle time as short as 10 ns per 16-bit word. The Byte Write control of upper and lower byte makes the IS41C16256 ideal for use in 16-, 32-bit wide data bus systems. These features make the IS41C16256/IS41LV16256 ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems and peripheral applications.
File format: PDF
Size: -
MD5 Checksum: 221C0B4AE24E7726C1FF75C6806B8116
Publication date: 02 August, 2012
Downloads: -
PDF Link:
SI IS41C16256 IS41LV16256 handbook PDF