CIRRUS LOGIC CY7C1370CV25 CY7C1372CV25 handbook

The CY7C1370CV25 and CY7C1372CV25 are 2.5V, 512K x 36 and 1M x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1370CV25 and CY7C1372CV25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatic


Brand
Cirrus Logic
File format
PDF
Published
07 June, 2012
Updated
29 September, 2023
MD5 checksum
70E76C81C66E5C259536BE8DD2848E4B
Download PDF

More Cirrus Logic Manuals


View all Cirrus Logic manuals →