Linear Technology AN39-1 Parasitic Capacitance Effects in Step-Up Transformer Design Application Note

AN39-1 is an application note published by LT company in 1990, which introduces how to design the transformer to eliminate the adverse effects of parasitic capacitance in switching power supply.


Linear Technology AN39-1 Parasitic Capacitance Effects in Step-Up Transformer Design Application Note - cover page
Brand
Linear Technology
Category
Other Electronics
Document type
Application Note
Language
English
Pages
4
File format
PDF
File size
746 KB
Published
05 June, 2012
Updated
30 September, 2023
MD5 checksum
B7295D95EC65169DDCE7DF39FE9E2262

About this manual

This document is an application note from Linear Technology Corporation addressing parasitic capacitance effects in high-voltage step-up transformer designs. It details how secondary parasitic capacitance creates resonating current spikes on the leading edge of switch waveforms, which can lead to erratic operating conditions and duty cycle instability in regulators like the LT1070.

The text analyzes these phenomena using circuit models and operating waveforms, explaining that the oscillatory response is formed by leakage inductance and reflected secondary capacitance. It identifies specific issues such as substrate diode conduction caused by high reverse current and provides mitigation strategies, including the use of Schottky diodes or RC snubbers on the secondary side to prevent unpredictable behavior.

What's inside

  • Parasitic Capacitance Effects
  • Step-Up Transformer Design
  • Current Spikes
  • Duty Cycle Instability
  • LT1070 Operation
  • Substrate Diode Conduction
  • Transformer Winding Techniques

Frequently asked questions

What causes duty cycle instability in high voltage step-up designs?

Parasitic capacitance associated with the transformer secondary can cause large resonating current spikes on the leading edge of the switch current waveform, which manifests as duty cycle instability.

How does parasitic capacitance affect primary current?

As the parasitic capacitance and turns ratio increase, the primary current becomes progressively larger due to the loading effects of secondary capacitors.

What is the blanking time for the LT1070?

The internally fixed blanking time for the LT1070 is 400ns, which eliminates premature termination of the on pulse caused by leading edge current spikes.

Download PDF (746 KB)

More Linear Technology Manuals


View all Linear Technology manuals →