This document is a technical manual about the products and services of Texas Instruments Incorporated and its subsidiaries (TI). TI reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, or other intellectual property right.
The TSB43AA82 is a 1394 Integrated PHY and Link‑Layer Controller designed for SBP‑2 and DPP products. The document describes its architecture, register map, timing, and operation modes, including synchronous, asynchronous, and SCSI modes.
The manual includes detailed register definitions, command and data FIFO structures, PHY configuration, electrical characteristics, and mechanical package drawings for both the PGE (S‑PQFP‑G144) and GGW (S‑PBGA‑N176) variants.
| Package type (PGE) | S‑PQFP‑G144 PLASTIC QUAD FLATPACK |
|---|---|
| Package type (GGW) | S‑PBGA‑N176 PLASTIC BALL GRID ARRAY |
The register map is detailed in the Configuration Register (CFR) section and the subsequent chapters covering FIFO and PHY registers.