INTEGRATED DEVICE TECHNOLOGY IDT71V256SA Manual

Update: 30 September, 2023

IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology. The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of as fast as 10ns are ideal for 3.3V secondary cache in 3.3V desktop designs. When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking CS HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as CS remains HIGH. Furthermore, under full standby mode (CS at CMOS level, f=0), power consump- tion is guaranteed to always be less than 6.6mW and typically will be much smaller. The IDT71V256SA is packaged in a 28-pin 300 mil SOJ and a 28-pin 300 mil TSOP Type I


File format: PDF

Size: -

MD5 Checksum: EF6D3604D96655291F1AF7C12F6B3EFD

Publication date: 12 April, 2012

Downloads: -

PDF Link: INTEGRATED DEVICE TECHNOLOGY IDT71V256SA Manual PDF

Also Manuals