This user guide describes the parallel flash loader (PFL) megafunction and provides information about programming flash memory, configuring your FPGA from the flash memory, and instantiating the PFL megafunction in the Quartus® II software. As the density of FPGAs increases, larger configurations need to be configured on the FPGA, and faster configuration speeds are required. The PFL addresses these issues.