Actel 54SX Manuals

ManualLib has 3 documents for the Actel 54SX (Other Electronics): 3 datasheets. Every file can be read online or downloaded as a PDF for free.

Datasheet 3

Key facts

Brand
Actel
Model
54SX
Documents
3
Languages
EN
Last added
2012-06-05

Start here

Actel 54SX Family FPGAs Datasheet

Actel 54SX Family FPGAs Datasheet

Datasheet 57 pages · 416 KB · EN

The Actel 54SX Family FPGAs feature a unique 'sea-of-modules' architecture that integrates combinatorial cells (C-cells) and register cells (R-cells) with routing resources between metal layers. This design eliminates traditional channels, allowing for an uninterrupted grid of logic modules which simplifies design time and reduces costs.

Key performance features include up to 320 MHz internal performance, a clock-to-out delay as low as 3.7 ns, and input set-up times down to 0.1 ns. The family offers various device capacities ranging from 8,000 to 48,000 system gates with options for commercial, industrial, and military temperature grades.

Read online

Actel 54SX specifications

Internal Performance320 MHz
Clock-to-Out (Pin-to-Pin)3.7 ns
Input Set-Up0.1 ns
Clock Skew0.25 ns
System Gates Range12,000 to 48,000
User-Programmable I/O PinsUpto 249
Flip-FlopsUp to 1080

Source: Actel 54SX Family FPGAs Datasheet

All Actel 54SX documents by type

Datasheet 3

Ratings, dimensions and ordering codes, for selection and design work.

Questions answered in these manuals

What is the maximum internal performance of the 54SX Family?

The maximum internal performance is 320 MHz.

From: Actel 54SX Family FPGAs Datasheet

Does the 54SX Family support PCI compliance?

Yes, specific models in the family are PCI compliant.

From: Actel 54SX Family FPGAs Datasheet

What is the maximum clock‑to‑out delay for the 54SX devices?

The 54SX devices achieve a clock‑to‑out (pin‑to‑pin) delay of 3.7 ns.

From: Actel 54SX Family FPGA Datasheet

What supply voltages are supported by the 54SX family?

The family operates at 3.3 V and tolerates 5.0 V input levels.

From: Actel 54SX Family FPGA Datasheet

What is the maximum clock‑to‑out (pin‑to‑pin) performance?

The devices achieve a clock‑to‑out time of 3.7 ns.

From: Actel 54SX Family FPGAs Datasheet

How many system gates does the A54SX32 device provide?

The A54SX32 device provides approximately 48 000 system gates.

From: Actel 54SX Family FPGAs Datasheet