ANALOG DEVICES ADCMP561/ADCMP562: Dual High Speed PECL Comparators Data Sheet (Rev A 2004-08-01-) handbook

The ADCMP561/ADCMP562 are dual high speed PECL comparators from Analog Devices. They have wide input common-mode range, fast output rise/fall time, and complete protection circuits.


ANALOG DEVICES ADCMP561/ADCMP562: Dual High Speed PECL Comparators Data Sheet (Rev A 2004-08-01-) handbook - cover page
Brand
Analog Devices
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
16
File format
PDF
File size
335 KB
Published
03 August, 2012
Updated
30 September, 2023
MD5 checksum
2FE96F2A118EA1ADE4506C377C707819

About this manual

The ADCMP561 and ADCMP562 are high-speed comparators fabricated on Analog Devices' proprietary XFCB process. They feature a 700 ps propagation delay with less than 75 ps overdrive dispersion and are compatible with PECL 10 K and 10 KH logic families. The devices include differential latch control with internal pull-up resistors for tracking and sample-and-hold operations.

What's inside

  • Specifications
  • Absolute Maximum Ratings
  • Thermal Considerations
  • ESD Caution
  • Pin Configurations
  • Typical Performance Characteristics
  • Timing Information
  • Application Information
  • Clock Timing Recovery
  • Ordering Guide

Specifications

Input Common-Mode Range-2.0 V to +3.0 V
Operating Temperature-40°C to +85°C

Frequently asked questions

Is hysteresis programmable on these comparators?

Yes, the ADCMP562 includes a separate programmable hysteresis pin.

What is the input common-mode voltage range?

The input common-mode range is from -2.0 V to +3.0 V.

Download PDF (335 KB)

More Analog Devices Manuals


View all Analog Devices manuals →