Analog Devices AD9575 Network Clock Generator Datasheet

The Network Clock Generator, Two Outputs AD9575 is a network clock generator from Analog Devices. It features a fully integrated VCO/PLL core, 0.39 ps rms jitter from 12 kHz to 20 MHz at 156.25 MHz, 0.15 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz


Analog Devices AD9575 Network Clock Generator Datasheet - cover page
Brand
Analog Devices
Category
Other Electronics
Document type
Datasheet
Language
Chinese
Pages
16
File format
PDF
File size
359 KB
Published
02 August, 2012
Updated
01 October, 2023
MD5 checksum
B3DCF5C6FAD5ABA309495679698D636B

About this manual

The AD9575 is a highly integrated, dual output clock generator featuring an on-chip PLL core optimized for network clocking applications. It supports input crystal frequencies of 19.44 MHz, 25 MHz, or 25.78125 MHz and provides selectable output frequencies ranging from 33.33 MHz to 312.5 MHz. This manual is written in Chinese.

What's inside

  • Features
  • Applications
  • Specifications
  • PLL Characteristics
  • Clock Outputs
  • Timing Diagrams
  • Absolute Maximum Ratings

Specifications

Phase Noise (100 MHz Output, 1 kHz offset)-123 dBc/Hz
Power Supply Voltage3.0 V to 3.6 V
Operating Temperature Range-40°C to +85°C
Output FormatsLVDS, LVPECL, LVCMOS

Frequently asked questions

What is the operating voltage for the AD9575?

The device operates from a single 3.3 V supply.

What is the typical power supply current for LVDS output?

The typical power supply current is 100 mA for LVDS output.

Download PDF (359 KB)

More Analog Devices Manuals


View all Analog Devices manuals →