Data Delay Devices PDU-1016H Manuals

ManualLib has 2 documents for the Data Delay Devices PDU-1016H: 1 datasheet, 1 programming manual. Every file can be read online or downloaded as a PDF for free.

Datasheet 1Programming Manual 1

Key facts

Model
PDU-1016H
Industry
Industrial
Documents
2
Languages
EN
Last added
2012-06-11

Start here

Data Delay Devices PDU1016H 4-Bit ECL-Interfaced Programmable Delay Line Datasheet

Data Delay Devices PDU1016H 4-Bit ECL-Interfaced Programmable Delay Line Datasheet

Datasheet 5 pages · 50 KB · EN

The PDU1016H-series device is a 4-bit digitally programmable delay line featuring ECL interfacing and buffering. It offers 16 programmable delay steps with monotonic delay-versus-address variation, allowing precise and stable delays. The device fits a 32-pin DIP socket and is available in various packages including DIP and SMD.

Read online

Data Delay Devices PDU-1016H specifications

Total programmed delay tolerance5% or 1ns, whichever is greater
Operating temperature0° to 70° C
Temperature coefficient100PPM/°C
Power Dissipation615mw typical (no load)
Minimum pulse width20% of total delay

Source: Data Delay Devices PDU1016H 4-Bit ECL-Interfaced Programmable Delay Line Datasheet

All Data Delay Devices PDU-1016H documents by type

Questions answered in these manuals

What is the formula for the delay of the PDU1016H?

The delay (TDa) depends on the address code (A) according to the formula: TDa = TDp + Tinc * A.

From: Data Delay Devices PDU1016H 4-Bit ECL-Interfaced Programmable Delay Line Datasheet

What is the range of incremental delay for the PDU1016H?

The incremental delay can range from 0.5ns through 100ns, inclusively.

From: Data Delay Devices PDU1016H 4-Bit ECL-Interfaced Programmable Delay Line Datasheet

What is the programmed delay tolerance for the PDU-1016H?

The programmed delay tolerance is either 6% or 1 ns, whichever value is greater.

From: Data Delay Devices PDU-1016H Digitally Programmable Delay Units Datasheet

What are the typical propagation delays from address and enable inputs to output?

The typical address-to-output delay is 3.6 ns, while the enable-to-output delay is 1.7 ns.

From: Data Delay Devices PDU-1016H Digitally Programmable Delay Units Datasheet