Analog Devices HMC7043 High Performance Clock Buffer Data Sheet

This datasheet details the Analog Devices HMC7043, a high-performance 14-output fanout clock buffer supporting JESD204B with low additive jitter and…


Analog Devices HMC7043 High Performance Clock Buffer Data Sheet - cover page
Brand
Analog Devices
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
43
File format
PDF
File size
887 KB
Published
10 October, 2026
Updated
10 October, 2026
MD5 checksum
85168683B1B51ED4911025624A0A9FEC

About this manual

The HMC7043 is a high performance clock buffer designed for distributing ultralow phase noise references to high-speed data converters. It supports both parallel and serial (JESD204B type) interfaces, making it suitable for cellular infrastructure and microwave baseband applications. The device features up to 14 LVDS, LVPECL, or CML type outputs with independent programmable analog and digital delay on each channel.

What's inside

  • Features
  • Applications
  • General Description
  • Specifications
  • Functional Block Diagram
  • Pin Configuration
  • Serial Control Port
  • Control Registers

Specifications

Clock Input Frequency (fCLKIN)200 to 3200 MHz
Additive Jitter (RMS)<15 fs rms at 2457.6 MHz
Number of OutputsUp to 14
Package Type48-lead LFCSP

Frequently asked questions

What interfaces does the HMC7043 support?

It supports either parallel or serial (JESD204B type) interfaces for high-speed data converters.

What signaling standards are supported on the outputs?

The outputs can be configured to support CML, LVDS, LVPECL, and LVCMOS.

What is the maximum operating frequency of the device?

The device supports a clock input frequency up to 3200 MHz in fundamental mode.

Download PDF (887 KB)

More Analog Devices Manuals


View all Analog Devices manuals →