AVR JTAG ICE user manual introduces AVR JTAG ICE related information, including the concepts of JTAG ICE and OCD systems, the comparison with traditional simulation methods, the differences between JTAG ICE and traditional ICE operations, the running mode, the stop mode, the single step execution mode, the continue execution mode, the single step debugging, the single step execution, the memory reading and writing, the exception information, the AVR JTAG ICE programming tool usage methods, etc.
This manual introduces the AVR JTAG ICE hardware debugger, its JTAG interface compliance with IEEE1149.1, and how it works with AVR microcontrollers. It covers installation of AVR Studio, firmware updates, and the differences between JTAG ICE and on‑chip debugging (OCD).\n\nDetailed sections describe power requirements, pin connections, breakpoint types, register visibility, and supported devices. The document also provides version history and troubleshooting tips for common connection problems. This manual is written in Chinese.
| JTAG pin count | 6 JTAG signals (TCK, TDO, TDI, TMS, VCC, GND) plus optional pins |
|---|
Connect the six JTAG signals—TCK, TDO, TDI, TMS, VCC, and GND—plus optional pins like VREF, nSRST, and nTRST as shown in the pinout diagram.