The document describes an advanced high-speed CMOS octal D-type latch with three-state outputs and non-inverting function. The product is fabricated using sub-micron silicon gate and double-layer metal wiring C2MOS technology, and it features high noise immunity, low power dissipation, and low noise. It has power down protection on inputs and is compatible with 5V to 3V interfaces. All inputs and outputs are equipped with protection circuits against static discharge, providing 2KV ESD immunity and transient excess voltage protection.