This document mainly introduces Fairchild's chip process optimization solution to eliminate CMOS SCR latch-up problem in 74HC logic.
D91D0D7A4FA8A7FAE14F0C762B2F4D82
View all Fairchild manuals →