The AD1859 is a complete 16-/18-bit single-chip stereo digital audio playback subsystem. It comprises a variable rate digital interpolation filter, a revolutionary multibit sigma-delta (∑∆) modulator with dither, a jitter-tolerant DAC, switched capacitor and continuous time analog filters, and analog output drive circuitry. Other features include an on-chip stereo attenuator and mute, programmed through an SPI-compatible serial control port. The key differentiating feature of the AD1859 is its asynchronous master clock capability. Previous ∑∆ audio DACs required a high frequency master clock at 256 or 384 times the intended audio sample rate. The generation and management of this high frequency synchronous clock is burdensome to the board level designer. The analog performance of conventional single bit ∑∆ DACs is also dependent on the spectral purity of the sample and master clocks. The AD1859 has a digital Phase Locked Loop (PLL) which allows the master clock to be asynchronous, and which also strongly rejects jitter on the sample clock (left/right clock). The digital PLL allows the AD1859 to be clocked with a single frequency (27 MHz for example) while the sample frequency (as determined from the left/right clock) can vary over a wide range. The digital PLL will lock to the new sample rate in approximately 100 ms. Jitter components 15 Hz above and below the sample frequency are rejected by 6 d
The AD1859 is a complete 16‑/18‑bit single‑chip stereo digital audio playback subsystem. It integrates a variable‑rate digital interpolation filter, a multibit sigma‑delta modulator with triangular‑PDF dither, jitter‑tolerant DAC, switched‑capacitor and continuous‑time analog reconstruction filters, and buffered outputs with a 64‑step attenuator and mute. The device operates from a single +5 V supply and includes an on‑chip master clock oscillator, requiring only an external crystal.
Key features include continuously variable sample‑rate support, a digital phase‑locked loop that rejects sample‑clock jitter, and optional analog de‑emphasis processing via external passive components. The AD1859 is packaged in 28‑lead SOIC or SSOP and is rated for operation from –40 °C to +105 °C.
| Resolution | 18 Bits |
|---|---|
| Dynamic Range | 94 dB |
| Supply Voltage | +5.0 V |
| Output Impedance | 24 Ω |
| Attenuator Step Size | 1.0 dB |
| Power Consumption (both supplies) | 265‑330 mW |
The AD1859 operates from a single +5 V supply.
The AD1859 provides a dynamic range of 94 dB.
It offers 18‑bit resolution.
Yes, it has an on‑chip master clock oscillator; only an external crystal is needed.