Analog Devices ADP3650 Datasheet

The ADP3650 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs, the two switches in a nonisolated synchronous buck power converter. Each driver is capable of driving a 3000 pF load with a 45 ns propagation delay and a 25 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with floating high-side gate drivers. The ADP3650 includes overvoltage protection, short-circuit protection, and thermal protection.


Analog Devices ADP3650 Datasheet - cover page
Brand
Analog Devices
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
12
File format
PDF
File size
272 KB
Published
04 May, 2012
Updated
30 September, 2023
MD5 checksum
BD32477CBADB527D228202FD0594D429

About this manual

The ADP3650 is a dual, high‑voltage MOSFET driver optimized for driving two N‑channel MOSFETs in non‑isolated synchronous buck converters. It features a bootstrapped high‑side drive, a single PWM input, anti‑cross‑conduction protection, and an output‑disable (OD) pin that shuts off both MOSFETs.

The device is supplied in 8‑lead SOIC_N and 8‑lead LFCSP_VD packages, operates from –40 °C to +85 °C, and supports load capacitances up to 3000 pF with propagation delays as low as 45 ns. Detailed specifications, pin functions, timing diagrams, thermal data, and PCB layout guidelines are provided.

What's inside

  • Features
  • Applications
  • Specifications
  • Pin Configurations
  • Typical Performance Characteristics
  • Thermal Resistance
  • Absolute Maximum Ratings
  • PCB Layout Considerations
  • Ordering Guide

Specifications

Input Voltage High2.0 V
Input Voltage Low0.8 V
High‑Side Driver Output Resistance (sourcing, 25 °C)3.3 Ω
Supply Voltage Range4.15 V to 13.2 V
Operating Ambient Temperature Range–40 °C to +85 °C
Package Types8‑Lead SOIC_N, 8‑Lead LFCSP_VD

Frequently asked questions

What does the OD pin do?

The OD pin shuts off both the high‑side and low‑side MOSFETs to prevent rapid output capacitor discharge during system shutdown.

Which packages are offered for the ADP3650?

The ADP3650 is offered in 8‑Lead SOIC_N (R‑8) and 8‑Lead LFCSP_VD (CP‑8‑2) packages.

What is the maximum input voltage level for a logic high?

The high input voltage level is specified as 2.0 V.

Download PDF (272 KB)

More Analog Devices Manuals


View all Analog Devices manuals →